

**IN THE CLAIMS:**

Please **cancel** claims 1, 4, 5, 7, 8-13, 22, 23, 26, 27 and 29 without prejudice.

Claims 1-29 (Canceled)

Please **add** the following new claims:

30. (New) A multi-bit phase change memory cell, comprising:

a stack of a plurality of conductive layers including a first outer conductive layer disposed at one side of the memory cell and a second outer conductive layer disposed at a side opposite to the one side of the memory cell, the plurality of conductive layers including a plurality of intermediate conductive layers disposed between the first and second outer conductive layers, each of the intermediate conductive layers having the same dimensions as an adjacent phase change material layer, wherein the plurality of conductive layers are made of at least one of Cu and Pt and wherein each of the plurality of conductive layers are made of the same material as one another;

a plurality of phase change material layers, each of the phase change material layers disposed between a corresponding pair of conductive layers and having electrical resistances that are different from one another, and wherein each of said plurality of phase change material layers has a different height from one another and wherein the height of each of the plurality of phase change layers increases along a direction from the first outer conductor layer to the second outer conductive layer and a surface area of each of the plurality of phase change layers decreases along the direction from the first outer conductor layer to the second outer conductive layer, and

wherein the multi-bit phase change memory cell is adapted such that when each of the plurality of phase change material layers are in an amorphous state then each of the plurality of

phase change material layers each have the same resistivity and the electrical resistance of each of the plurality of phase change material layers increases along the direction from the first outer conductive layer to the second outer conductive layer.

31. (New) The multi-bit phase change memory cell of claim 30, wherein each of the plurality of phase change material layers have a different phase transition temperature.

32. (New) The multi-bit phase change memory cell of claim 30, wherein each of the plurality of phase change material layers have the same phase transition temperature.

33. (New) The multi-bit phase change memory cell of claim 30, further comprising a dielectric layer formed between the first outer electrode and the second outer electrode and along sides of at least one other conductive layer and a phase change material layer disposed directly adjacent to the at least one other conductive layer.

34. (New) The multi-bit phase change memory cell of claim 30, wherein the phase change material layers are made of the same material.

35. (New) The multi-bit phase change memory cell of claim 30, wherein each of the phase change material layers are made of a different material.

36. (New) The multi-bit phase change memory cell of claim 30, wherein the phase change material layers are made of  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ .

37. (New) The multi-bit phase change memory cell of claim 30, wherein the number of phase change material layers is equal to  $2^n$ , where n is the number of bits stored in the memory cell.

38. (New) A multi-bit phase change memory, comprising:

an array of multi-bit phase change memory cells, each of the multi-bit phase change memory cells comprising:

a stack of a plurality of conductive layers including a first outer conductive layer disposed at one side of the memory cell and a second outer conductive layer disposed at a side opposite to the one side of the memory cell and a plurality of phase change material layers, each of the phase change material layers disposed between a corresponding pair of conductive layers and having electrical resistances that are different from one another, wherein the plurality of conductive layers includes a plurality of intermediate conductive layers disposed between the first and second outer conductive layers, each of the intermediate conductive layers having the same dimensions as an adjacent phase change material layer, wherein the plurality of conductive layers are made of at least one of Cu and Pt and wherein at least one of the plurality of conductive layers is made of a different material from another of the plurality of conductive layers;

a programming circuit that writes data to the array of multi-bit phase change memory cells; and

a sensing circuit that reads out data from the array of multi-bit phase change memory cells, and wherein each of said plurality of phase change material layers has a different height from one another and wherein the height of each of the plurality of phase change layers increases along a direction from the first outer conductor layer to the second outer conductive layer and a

surface area of each of the plurality of phase change layers decreases along the direction from the first outer conductor layer to the second outer conductive layer, and wherein the multi-bit phase change memory cells are adapted such that when each of the plurality of phase change material layers are in an amorphous state than each of the plurality of phase change material layers each have the same resistivity and the electrical resistance of each of the plurality of phase change material layers increases along the direction from the first outer conductive layer to the second outer conductive layer.

39. (New) The multi-bit phase change memory of claim 38, wherein the plurality of phase change material layers are made of  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ .